Synthesized Clock Generator

CG635 — 1 µHz to 2.05 GHz low-jitter clock generator



- · Clocks from 1 μHz to 2.05 GHz
- •<1 ps rms jitter (0.5 ps typ.)</p>
- · CMOS, PECL, ECL, LVDS, RS-485 outputs
- Single-ended and differential outputs
- Adjustable phase and time modulation
- PRBS for eye-pattern testing (opt.)
- · OCXO and rubidium timebase (opt.)

· CG635 ... \$2490 (U.S. list)

CG635 Synthesized Clock Generator

The CG635 Synthesized Clock Generator provides precise, low-jitter digital clock signals for applications ranging from the development of digital circuits to the testing of communications networks.


The CG635 generates single-ended and differential clocks from $1\,\mu Hz$ to $2.05\,GHz$ with sub-picosecond jitter. Clock frequencies may be set with 16 digits of resolution. Front-panel outputs have continuously adjustable offsets and amplitudes, and may also be set to standard logic levels including CMOS, PECL, ECL and LVDS. A rear-panel output delivers clocks at RS-485 and LVDS levels over twisted pairs.

An optional pseudo-random binary sequence (PRBS) generator (Opt. 01) provides clock and data outputs at LVDS levels for testing serial data channels. Edge transition times are typically 80 ps.

The standard crystal oscillator timebase of the CG635 provides sufficient accuracy for many applications. An optional ovenized crystal oscillator (Opt. 02), or rubidium frequency standard (Opt. 03), may be added to improve frequency stability and reduce aging. The CG635 can also be locked to an external 10 MHz timebase.




CG635 Synthesized Clock Generator



CG635 spectrum exhibiting -80 dB spurious signals

The CG635 delivers a low spurious output signal—better than most commercial synthesizers. Phase noise for a 622.08 MHz carrier at 100 Hz offset is less than -80 dBc/Hz, and the spurious response is better than -70 dBc. The frequency accuracy and drift are limited only by the reference timebase.

When compared to a typical RF synthesizer, the CG635 has many similarities—high frequency resolution, low phase noise, and low spurious output levels. It also offers several advantages—frequencies down to 1 μ Hz, multiple square wave outputs to 2.05 GHz, and a much lower price.




Clock and PRBS signals at 622.08 MHz

Several instrument features support more complex tasks. For example, the phase of the outputs can be adjusted with 20 ps resolution, and the timing of clock edges can be modulated over ±5 ns by an external analog signal. Optional PRBS outputs are available on rear-panel SMA jacks for eyepattern testing of serial data links.

All instrument functions are controlled from the front panel or via the GPIB (IEEE-488.2) or RS-232 interfaces. Up to ten complete instrument configurations can be stored in non-volatile memory and recalled at any time. A universal input AC power supply allows world-wide operation.

Several clock receiver modules are available which can be connected to the rear-panel RS-485/LVDS output via Category-6 cable. These accessories provide complementary high-speed transitions at standard logic levels on SMA connectors, and may be located at a substantial distance from the instrument. CMOS (+5 V, +3.3 V and +2.5 V), PECL (+5 V, +3.3 V and 2.5 V), RF (+7 dBm), CML/NIM, ECL, and LVDS outputs are all available.

CG635 Single Sideband Phase Noise



Phase noise measured at an output frequency of 10 MHz. Add +6 dB/octave above 10 MHz.

Model	Description
CG640	CMOS (+5 Vcc) to 100 MHz
CG641	CMOS (+3.3 Vcc) to 500 MHz
CG642	CMOS (+2.5 Vcc) to 500 MHz
CG643	PECL (+5 Vcc) to 2050 MHz
CG644	PECL (+3.3 Vcc) to 2050 MHz
CG645	PECL (+2.5 Vcc) to 2050 MHz
CG646	RF (+7 dBm) to 2050 MHz
CG647	CML/NIM to 2050 MHz
CG648	ECL to 2050 MHz
CG649	LVDS to 2050 MHz



Optional clock receivers for the CG635

Rear Panel Features

- Differential outputs (RS-485, LVDS)
- PRBS and clock outputs (Opt. 01)
- 10 MHz reference input
- 10 MHz reference output
- +5 V and −5 V accessory power
- GPIB and RS-232 interfaces
- Phase and time modulation input
- Universal input AC power supply



CG635 rear panel (with opt. 01)



CG635 Specifications

Frequency

Range $1 \,\mu\text{Hz}$ to $2.05 \,\text{GHz}$

Resolution 16 digits ($f \ge 10 \text{ kHz}$), 1 pHz (f < 10 kHz) Accuracy $\Delta f < \pm (2 \times 10^{-19} + \text{timebase error}) \times f$

Settling time <30 ms

Timebase $(+20 \, ^{\circ}\text{C to} + 30 \, ^{\circ}\text{C ambient})$

Stability

Std. timebase <5 ppm Opt. 02 (OCXO) <0.01 ppm Opt. 03 (Rb) <0.0001 ppm

Aging

Std. timebase <5 ppm/year
Opt. 02 (OCXO) <0.2 ppm/year
Opt. 03 (Rb) <0.0005 ppm/year

External input $10 \text{ MHz} \pm 10 \text{ ppm}$, sine >0.5 Vpp, $1 \text{ k}\Omega$ Output 10 MHz, 1.41 Vpp sine into 50Ω

Noise & Spurs

Phase noise (at 622.08 MHz)

 $\begin{array}{lll} 100\,\mathrm{Hz} \ \mathrm{offset} & <-80\,\mathrm{dBc/Hz} \\ 1\,\mathrm{kHz} \ \mathrm{offset} & <-95\,\mathrm{dBc/Hz} \\ 10\,\mathrm{kHz} \ \mathrm{offset} & <-100\,\mathrm{dBc/Hz} \\ 100\,\mathrm{kHz} \ \mathrm{offset} & <-105\,\mathrm{dBc/Hz} \end{array}$

Phase noise vs. freq. 6 dB/oct. relative to 622.08 MHz Spurious <-70 dBc (within 50 kHz of carrier)

Jitter and Wander

Jitter (rms) <1 ps (1 kHz to 5 MHz bandwidth)

Wander (p-p) <20 ps (10 s persistence)

Time Modulation

Rear-panel input BNC, DC coupled, $1 \text{ k}\Omega$

Sensitivity $1 \text{ ns/V}, \pm 5 \%$ Range $\pm 5 \text{ ns}$

Bandwidth DC to greater than 10 kHz

Phase Setting

Range $\pm 720^{\circ}$ Resolution <20 psMaximum step size $\pm 360^{\circ}$ Slew time <300 ms

Q and Q Outputs

Outputs Front-panel BNC connectors

Frequency range DC to 2.05 GHz

High level $-2.00 \text{ V} \le \text{V}_{\text{HIGH}} \le +5.00 \text{ V}$ Amplitude $200 \text{ mV} \le \text{V}_{\text{AMPL}} \le 1.00 \text{ V}$ $(\text{V}_{\text{AMPL}} = \text{V}_{\text{AMPL}} = \text{V}_{\text{AMP$

 $(V_{\rm AMPL}\!\equiv\!V_{\rm HIGH}\!-\!V_{\rm LOW})$

Level resolution $10 \,\mathrm{mV}$ Level error $<1 \,\%+10 \,\mathrm{mV}$

Transition time <100 ps (20 % to 80 %)

Symmetry <100 ps departure from nominal 50%

Source impedance $50 \Omega (\pm 1 \%)$

Load impedance 50 Ω to ground on both outputs Pre-programmed levels +5.0 V PECL to +3.3 V PECL, LVDS,

+7 dBm, ECL

Protection Continuous to ground,

momentary to $\pm 5 \text{ V}$

CMOS Output

Output Front-panel BNC Frequency range DC to 250 MHz

 $\begin{array}{lll} \text{Low level} & -1.00\,\text{V} \! \leq \! \text{V}_{\text{LOW}} \! \leq \! +1.00\,\text{V} \\ \text{Amplitude} & 500\,\text{mV} \! \leq \! \text{V}_{\text{AMPL}} \! \leq \! 6.00\,\text{V} \end{array}$

 $(V_{\rm AMPL}\!\equiv\!V_{\rm HIGH}\!-\!V_{\rm LOW})$

 $\begin{array}{lll} \text{Symmetry} & <500 \, \text{ps departure from nominal } 50 \, \% \\ \text{Source impedance} & 50 \, \Omega \, \text{(reverse terminates cable reflection)} \\ \text{Load impedance} & \text{Unterminated } 50 \, \Omega \, \text{ cable of any length} \\ \end{array}$

Attenuation (50 Ω load) Output levels are divided by 2

Pre-programmed levels $V_{LOW} = 0$

 $V_{HIGH} = 1.2, 1.8, 2.5, 3.3, \text{ or } 5.0 \text{ V}$

Protection Continuous to ground,

momentary to $\pm 5 \text{ V}$

RS-485 Output

Output Rear-panel RJ-45
Frequency range DC to 105 MHz
Transition time <800 ps (20 % to 80 %)

LVDS Output (EIA/TIA-644)

 $\begin{array}{lll} \text{Output} & \text{Rear-panel RJ-45} \\ \text{Frequency range} & \text{DC to } 2.05 \, \text{GHz} \\ \text{Transition time} & <100 \, \text{ps} \, (20 \, \% \, \text{to } 80 \, \%) \\ \end{array}$

 $\begin{array}{lll} \mbox{Clock output} & \mbox{Pin 1 and pin 2 to drive twisted pair} \\ \mbox{Source impedance} & \mbox{100}\,\Omega \mbox{ between pin 1 and pin 2} \\ \mbox{Load impedance} & \mbox{100}\,\Omega \mbox{ between pin 1 and pin 2} \\ \mbox{Logic levels} & \mbox{V}_{LOW} = +0.96 \mbox{ V}, \mbox{V}_{HIGH} = +1.34 \mbox{ V} \\ \mbox{Recommended cable} & \mbox{Straight-through Category-6} \\ \mbox{Protection} & \mbox{Continuous to ground,} \\ \mbox{momentary to } \pm 5 \mbox{ V} \\ \end{array}$

PRBS (Opt. 01) (EIA/TIA-644)

Outputs PRBS, -PRBS, CLK and -CLK

Frequency range DC to 1.55 GHz

Level LVDS on rear-panel SMA jacks PRBS generator x^7+x^6+1 for a length of 2^7-1 bits

Transition time (typ.) $<100 \,\mathrm{ps} \ (20 \,\% \ to \ 80 \,\%)$ Load impedance $50 \,\Omega$ to ground on all outputs

Accessory Power (on rear-panel RJ-45 connector)

+5 VDC Pin 3 -5 VDC Pin 5

Ground return Pin 4 and pin 6

Short circuit protection Current limited to 250 mA

Polarity clamps Diode clamps prevent polarity inversion

(2ADC max., 120A non-rep.)

General

Computer interfaces IEEE-488.2 and RS-232 standard. All

instrument functions can be controlled

through the computer interfaces.

can be stored and recalled.

Line power Universal input, 90 to 264 VAC,

47 Hz to 63 Hz

Standby power <5 W (std. timebase)

<15 W (opt. 02, OCXO timebase) <25 W (opt. 03, Rb timebase)

Operating power <30 W (std. timebase)

<40 W (opt. 02, OCXO timebase) <50 W (opt. 03, Rb timebase)

Dimensions $8.5"\times3.5"\times13"$ (WHD)

Weight 9 lbs.

Warranty One year parts and labor on defects

in materials and workmanship

Ordering Information

CG635	Synthesized clock generator	\$2490
Option 01	PRBS w/ complementary LVDS	\$550
	outputs on SMA	
Option 02	OCXO timebase	\$650
Option 03	Rubidium timebase	\$1650
CG640	CMOS (+5 Vcc) to 100 MHz	\$125
CG641	CMOS (+3.3 Vcc) to 500 MHz	\$125
CG642	CMOS (+2.5 Vcc) to 500 MHz	\$125
CG643	PECL (+5 Vcc) to 2050 MHz	\$125
CG644	PECL (+3.3 Vcc) to 2050 MHz	\$125
CG645	PECL (+2.5 Vcc) to 2050 MHz	\$125
CG646	RF (+7 dBm) to 2050 MHz	\$125
CG647	CML/NIM to 2050 MHz	\$125
CG648	ECL to 2050 MHz	\$125
CG649	LVDS to 2050 MHz	\$125
CG650	All ten receivers (CG640-CG649)	\$950
O635RMD	Double rack mount kit	\$85
O635RMS	Single rack mount kit	\$85